## 1024K I ${ }^{2} \mathrm{C}^{\text {tu }}$ Serial EEPROM

## Device Selection Table:

| Part <br> Number | Vcc <br> Range | Max. Clock <br> Frequency | Temp. <br> Ranges |
| :---: | :---: | :---: | :---: |
| 24 AA 1025 | $1.7-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}^{\dagger}$ | I |
| 24 LC 1025 | $2.5-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}^{*}$ | $\mathrm{I}, \mathrm{E}$ |
| 24 FC 1025 | $1.8-5.5 \mathrm{~V}$ | $1 \mathrm{MHz}^{\ddagger}$ | I |

${ }^{\dagger} 100 \mathrm{kHz}$ for $\mathrm{Vcc}<2.5 \mathrm{~V}$
*100 kHz for Vcc < 4.5 V , E-temp
$\ddagger 400 \mathrm{kHz}$ for $\mathrm{Vcc}<2.5 \mathrm{~V}$

## Features:

- Low-Power CMOS Technology:
- Read current $450 \mu \mathrm{~A}$, maximum
- Standby current $5 \mu \mathrm{~A}$, maximum
- 2-Wire Serial Interface, $I^{2} \mathrm{C}^{\text {TM }}$ Compatible
- Cascadable up to Four Devices
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kHz and 400 kHz Clock Compatibility
- 1 MHz Clock for FC Versions
- Page Write Time 3 ms , typical
- Self-Timed Erase/Write Cycle
- 128-Byte Page Write Buffer
- Hardware Write-Protect
- ESD Protection >4000V
- More than 1 Million Erase/Write Cycles
- Data Retention >200 Years
- Factory Programming Available
- Packages include 8-lead PDIP, SOIJ and SOIC
- Pb-Free and RoHS Compliant
- Temperature Ranges:
- Industrial (I): $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Automotive (E): $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Description:

The Microchip Technology Inc. 24AA1025/24LC1025/ $24 \mathrm{FC} 1025\left(24 \mathrm{XX} 1025^{*}\right)$ is a $128 \mathrm{~K} \times 8$ (1024K bit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range (1.7V to 5.5 V ). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device has both byte write and page write capability of up to 128 bytes of data.

This device is capable of both random and sequential reads. Reads may be sequential within address boundaries 0000h to FFFFh and 10000h to 1FFFFh. Functional address lines allow up to four devices on the same data bus. This allows for up to 4 Mbits total system EEPROM memory. This device is available in the standard 8-pin PDIP, SOIC and SOIJ packages.

## Package Type



## Block Diagram


*24XX1025 is used in this document as a generic part number for the 24AA1025/24LC1025/24FC1025 devices.

## 24AA1025/24LC1025/24FC1025

### 1.0 ELECTRICAL CHARACTERISTICS


#### Abstract

Absolute Maximum Ratings ${ }^{(\dagger)}$ Vcc. All inputs and outputs w.r.t. Vss ....................................................................................................... - 0.6 V to Vcc+1.0V Storage temperature .............................................................................................................................-65 C to $+150^{\circ} \mathrm{C}$ Ambient temperature with power applied ............................................................................................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ESD protection on all pins ................................................................................................................................................. 24 kV


$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## TABLE 1-1: DC CHARACTERISTICS

| DC CHARACTERISTICS |  |  | Industrial (I): $\quad \mathrm{VCC}=+1.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \quad \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive ( E ): Vcc $=+2.5 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. <br> No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
|  | - | A1, A2, SCL, SDA and WP pins: | - | - | - |  |
| D1 | VIH | High-level input voltage | 0.7 Vcc | - | V |  |
| D2 | VIL | Low-level input voltage | - | 0.3 Vcc 0.2 Vcc | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{Vcc} \geq 2.5 \mathrm{~V} \\ & \mathrm{Vcc}<2.5 \mathrm{~V} \end{aligned}$ |
| D3 | VHYS | Hysteresis of Schmitt Trigger inputs (SDA, SCL pins) | 0.05 Vcc | - | V | $\mathrm{Vcc} \geq 2.5 \mathrm{~V}$ (Note) |
| D4 | Vol | Low-level output voltage | - | 0.40 | V | $\begin{aligned} & \mathrm{IOL}=3.0 \mathrm{~mA} @ \mathrm{VCC}=4.5 \mathrm{~V} \\ & \mathrm{IOL}=2.1 \mathrm{~mA} @ \mathrm{VCC}=2.5 \mathrm{~V} \end{aligned}$ |
| D5 | ILI | Input leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VIN = Vss or Vcc } \\ & \text { VIN }=\text { Vss or Vcc } \end{aligned}$ |
| D6 | ILO | Output leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | Vout = Vss or Vcc |
| D7 | CIN, Cout | Pin capacitance (all inputs/outputs) | - | 10 | pF | Vcc $=5.0 \mathrm{~V}$ (Note) <br> $\mathrm{TA}=25^{\circ} \mathrm{C}$, FCLK $=1 \mathrm{MHz}$ |
| D8 | Icc Read | Operating current | - | 450 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{SCL}=400 \mathrm{kHz}$ |
|  | Icc Write |  | - | 5 | mA | $\mathrm{Vcc}=5.5 \mathrm{~V}$ |
| D9 | Iccs | Standby current | - | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { SCL, SDA, VCC = 5.5V } \\ & \text { A1, A2, WP = Vss } \end{aligned}$ |

Note: This parameter is periodically sampled and not $100 \%$ tested.

## TABLE 1-2: AC CHARACTERISTICS

| AC CHARACTERISTICS |  |  | Industrial (I): $\quad \mathrm{VCC}=+1.7 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): Vcc $=+2.5 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 1 | FCLK | Clock frequency | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | 100 100 400 400 1000 | kHz | ```1.7V \leq Vcc \leq 2.5V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leq Vcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 2 | Thigh | Clock high time | $\begin{gathered} \hline 4000 \\ 4000 \\ 600 \\ 600 \\ 500 \\ \hline \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V}, \text { E-temp } \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \end{aligned}$ |
| 3 | TLow | Clock low time | $\begin{gathered} 4700 \\ 4700 \\ 1300 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | ```1.7V \leqVCc}\leq2.5\textrm{V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leqVcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 4 | TR | SDA and SCL rise time (Note 1) | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 1000 \\ 1000 \\ 300 \\ 300 \\ 300 \end{gathered}$ | ns | ```1.7V \leqVcc }\leq2.5\textrm{V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leq Vcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 5 | TF | SDA and SCL fall time (Note 1) | - | $\begin{aligned} & 300 \\ & 100 \end{aligned}$ | ns | ```All except 24FC1025 \(1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}\) (24FC1025 only)``` |
| 6 | Thd:STA | Start condition hold time | $\begin{gathered} 4000 \\ 4000 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | ```1.7V \leq Vcc \leq 2.5V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leq Vcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 7 | Tsu:STA | Start condition setup time | $\begin{gathered} \hline 4700 \\ 4700 \\ 600 \\ 600 \\ 250 \\ \hline \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | ns | ```1.7V \leqVcc }\leq2.5\textrm{V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leqVcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 8 | THD:DAT | Data input hold time | 0 | - | ns | (Note 2) |
| 9 | TSu:dat | Data input setup time | $\begin{aligned} & 250 \\ & 250 \\ & 100 \\ & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V}, \mathrm{E} \text {-temp } \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ & \hline \end{aligned}$ |
| 10 | Tsu:sto | Stop condition setup time | $\begin{gathered} \hline 4000 \\ 4000 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & \hline \end{aligned}$ | ns | ```1.7V \leqVcc }\leq2.5\textrm{V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leq Vcc \leq 5.5V 1.8V \leq Vcc }\leq2.5\textrm{V}\mathrm{ (24FC1025 only) 2.5V \leq Vcc }\leq5.5\textrm{V}\mathrm{ (24FC1025 only)``` |

Note 1: Not $100 \%$ tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{T M}$ Model which can be obtained from Microchip's web site at www.microchip.com.

## 24AA1025/24LC1025/24FC1025

| AC CHA | RACTE | RISTICS (Continued) | Industrial (I): $\quad \mathrm{VcC}=+1.7 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): Vcc $=+2.5 \mathrm{~V}$ to 5.5 V TA $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 11 | Tsu:WP | WP setup time | $\begin{gathered} \hline \hline 4000 \\ 4000 \\ 600 \\ 600 \\ 600 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | ns | ```1.7V \leqVcc < 2.5V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leq Vcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 12 | THD:WP | WP hold time | $\begin{aligned} & 4700 \\ & 4700 \\ & 1300 \\ & 1300 \\ & 1300 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | ns | ```1.7V \leqVcc }\leq2.5\textrm{V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leqVcc \leq 5.5V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leqVcc \leq5.5V (24FC1025 only)``` |
| 13 | TAA | Output valid from clock (Note 2) | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 3500 \\ 3500 \\ 900 \\ 900 \\ 400 \end{gathered}$ | ns | ```1.7V \leqVcc }\leq2.5\textrm{V 2.5V \leq Vcc \leq 4.5V, E-temp 2.5V \leqVCc}\leq5.5\textrm{V 1.8V \leq Vcc \leq 2.5V (24FC1025 only) 2.5V \leq Vcc \leq 5.5V (24FC1025 only)``` |
| 14 | TbuF | Bus free time: Time the bus must be free before a new transmission can start | $\begin{gathered} \hline 4700 \\ 4700 \\ 1300 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & \hline \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.5 \mathrm{~V}, \mathrm{E} \text {-temp } \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 2.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}(24 \mathrm{FC} 1025 \text { only }) \end{aligned}$ |
| 15 | Tsp | Input filter spike suppression (SDA and SCL pins) | - | 50 | ns | All except 24FC1025 (Note 1 and Note 3) |
| 16 | Twc | Write cycle time (byte or page) | - | 5 | ms | - |
| 17 |  | Endurance | 1,000,000 | - | cycles | Page mode, $25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.5 \mathrm{~V}$ (Note 4) |

Note 1: Not $100 \%$ tested. $\mathrm{CB}=$ total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model which can be obtained from Microchip's web site at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA


## 24AA1025/24LC1025/24FC1025

### 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.
TABLE 2-1: PIN FUNCTION TABLE

| Name | PDIP | SOIJ | SOIC | Function |
| :---: | :---: | :---: | :---: | :--- |
| A0 | 1 | 1 | 1 | User Configurable Chip Select |
| A1 | 2 | 2 | 2 | User Configurable Chip Select |
| A2 | 3 | 3 | 3 | Non-Configurable Chip Select. <br> This pin must be hard-wired to logical 1 state (Vcc). Operation will <br> be undefined with this pin left floating or held to logical 0 (Vss). |
| Vss | 4 | 4 | 4 | Ground |
| SDA | 5 | 5 | 5 | Serial Data |
| SCL | 6 | 6 | 6 | Serial Clock |
| WP | 7 | 7 | 7 | Write-Protect Input |
| Vcc | 8 | 8 | 8 | +1.7 to 5.5V (24AA1025) <br> +2.5 to 5.5V (24LC1025) <br> +1.8 to 5.5V (24FC1025) |

### 2.1 A0, A1 Chip Address Inputs

The A0 and A1 inputs are used by the 24 XX 1025 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the comparison is true.

Up to four devices may be connected to the same bus by using different Chip Select bit combinations. In most applications, the chip address inputs A0 and A1 are hard-wired to logic ' 0 ' or logic ' 1 '. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ' 0 ' or logic ' 1 ' before normal device operation can proceed.

### 2.2 A2 Chip Address Input

The A2 input is non-configurable Chip Select. This pin must be tied to Vcc in order for this device to operate. If left floating or tied to Vss, device operation will be undefined.

### 2.3 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an opendrain terminal, therefore, the SDA bus requires a pullup resistor to Vcc (typical $10 \mathrm{k} \Omega$ for $100 \mathrm{kHz}, 2 \mathrm{k} \Omega$ for 400 kHz and 1 MHz ).
For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

### 2.4 Serial Clock (SCL)

This input is used to synchronize the data transfer from and to the device.

### 2.5 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited, but read operations are not affected.

## 24AA1025/24LC1025/24FC1025

### 3.0 FUNCTIONAL DESCRIPTION

The 24XX1025 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the 24XX1025 works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

## 24AA1025/24LC1025/24FC1025

### 4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been defined (Figure 4-1).


### 4.1 Bus Not Busy (A)

Both data and clock lines remain high.

### 4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

### 4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must end with a Stop condition.

### 4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.
Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device.

### 4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24 XX 1025 does not generate any Acknowledge bits if an internal programming cycle is in progress, however, the control byte that is being polled must match the control byte used to initiate the write cycle.
A device that acknowledges must pull-down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX1025) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS


## FIGURE 4-2: ACKNOWLEDGE TIMING



## 24AA1025/24LC1025/24FC1025

### 5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a 4-bit control code; for the 24 XX 1025 , this is set as ' 1010 ' binary for read and write operations. The next bit of the control byte is the block select bit (B0). This bit acts as the A16 address bit for accessing the entire array. The next two bits of the control byte are the Chip Select bits (A1, A0). The Chip Select bits allow the use of up to four 24XX1025 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A1 and A0 pins for the device to respond. These bits are in effect the two Most Significant bits (MSb) of the word address.
The last bit of the control byte defines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). The upper address bits are transferred first, followed by the Least Significant bits (LSb).
Following the Start condition, the 24XX1025 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a '1010' code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX1025 will select a read or write operation.
This device has an internal addressing boundary limitation that is divided into two segments of 512 K bits. Block select bit 'B0' to control access to each segment.

FIGURE 5-1: CONTROL BYTE FORMAT


### 5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A1 and A0 can be used to expand the contiguous address space for up to 4 Mbit by adding up to four 24XX1025's on the same bus. In this case, software can use A0 of the control byte as address bit A 17 and A 1 as address bit A 18 . It is not possible to sequentially read across device boundaries.

Each device has internal addressing boundary limitations. This divides each part into two segments of 512 K bits. The block select bit 'B0' controls access to each "half".
Sequential read operations are limited to 512 K blocks. To read through four devices on the same bus, eight random Read commands must be given.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS


## 24AA1025/24LC1025/24FC1025

### 6.0 WRITE OPERATIONS

### 6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the block select (one bit), the Chip Select (two bits), and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX1025. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX1025, the master device will transmit the data word to be written into the addressed memory location. The 24XX1025 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and during this time, the 24XX1025 will not generate Acknowledge signals as long as the control byte being polled matches the control byte that was used to initiate the write (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written.

Note: When doing a write of less than 128 bytes the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

### 6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX1025 in the same way as in a byte write. But instead of generating a Stop condition, the master transmits up to 127 additional bytes, which are temporarily stored in the on-chip page buffer and will be written into memory after the master has transmitted a Stop condition. After receipt of each word, the seven lower Address Pointer bits are internally incremented by one. If the master should transmit more than 128 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

### 6.3 Write Protection

The WP pin allows the user to write-protect the entire array ( $00000-1$ FFFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

## 24AA1025/24LC1025/24FC1025

FIGURE 6-1: BYTE WRITE


X = "don't care" bit

FIGURE 6-2:

## PAGE WRITE



## 24AA1025/24LC1025/24FC1025

### 7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete. (This feature can be used to maximize bus throughput.) Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a Write command ( $R / \bar{W}=0$ ). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for flow diagram.

Note: Care must be taken when polling the $24 X X 1025$. The control byte that was used to initiate the write needs to match the control byte used for polling.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW


## 24AA1025/24LC1025/24FC1025

### 8.0 READ OPERATION

Read operations are initiated in the same way as write operations with the exception that the $R / \bar{W}$ bit of the control byte is set to one. There are three basic types of read operations: current address read, random read and sequential read.

### 8.1 Current Address Read

The 24XX1025 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address $n$ ( $n$ is any legal address), the next current address read operation would access data from address $n+1$.
Upon receipt of the control byte with $\mathrm{R} / \overline{\mathrm{W}}$ bit set to one, the 24 XX 1025 issues an acknowledge and transmits the 8 -bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX1025 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ


### 8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24XX1025 as part of a write operation ( $R / \bar{W}$ bit set to $0)$. After the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. Then, the master issues the control byte again, but with the $R / \bar{W}$ bit set to a one. The 24 XX 1025 will then issue an acknowledge and transmit the 8 -bit data word. The master will not acknowledge the transfer, but does generate a Stop condition which causes the 24XX1025 to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read.

### 8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24 XX 1025 transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX1025 to transmit the next sequentially addressed 8 -bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an acknowledge, but will generate a Stop condition. To provide sequential reads, the 24XX1025 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows half the memory contents to be serially read during one operation. Sequential read address boundaries are 00000h to 0FFFFh and 10000h to 1FFFFh. The internal Address Pointer will automatically roll over from address OFFFFh to address 00000h if the master acknowledges the byte received from the array address, 0FFFFh. The internal address counter will automatically roll over from address 1FFFFh to address 10000 h if the master acknowledges the byte received from the array address, 1FFFFh.

## 24AA1025/24LC1025/24FC1025

FIGURE 8-2: RANDOM READ


FIGURE 8-3: SEQUENTIAL READ


## 24AA1025/24LC1025/24FC1025

### 9.0 PACKAGING INFORMATION

### 9.1 Package Marking Information



| Legend: | XX...X | Part number or part number code |
| :--- | :--- | :--- |
|  | T | Temperature (I, E) |

* Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev\#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.


## 24AA1025/24LC1025/24FC1025

## 8-Lead Plastic Dual In-Line (P) - $\mathbf{3 0 0}$ mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  |  |  |  |  | INCHES |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |  |  |  |  |
| Number of Pins | N | 8 |  |  |  |  |  |  |
| Pitch | e | 100 BSC |  |  |  |  |  |  |
| Top to Seating Plane | A | - | - | .210 |  |  |  |  |
| Molded Package Thickness | A 2 | .115 | .130 | .195 |  |  |  |  |
| Base to Seating Plane | A 1 | .015 | - | - |  |  |  |  |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |  |  |  |  |
| Molded Package Width | E 1 | .240 | .250 | .280 |  |  |  |  |
| Overall Length | D | .348 | .365 | .400 |  |  |  |  |
| Tip to Seating Plane | L | .115 | .130 | .150 |  |  |  |  |
| Lead Thickness | c | .008 | .010 | .015 |  |  |  |  |
| Upper Lead Width | b 1 | .040 | .060 | .070 |  |  |  |  |
| Lower Lead Width | b | .014 | .018 | .022 |  |  |  |  |
| Overall Row Spacing § | eB | - | - | .430 |  |  |  |  |

## Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed . 010 " per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

## 24AA1025/24LC1025/24FC1025

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## 24AA1025/24LC1025/24FC1025

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 1.27 BSC |  |  |
| Overall Height | A | - | - | 1.75 |
| Molded Package Thickness | A2 | 1.25 | - | - |
| Standoff § | A1 | 0.10 | - | 0.25 |
| Overall Width | E | 6.00 BSC |  |  |
| Molded Package Width | E1 | 3.90 BSC |  |  |
| Overall Length | D | 4.90 BSC |  |  |
| Chamfer (Optional) | h | 0.25 | - | 0.50 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.04 REF |  |  |
| Foot Angle | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.17 | - | 0.25 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing No. C04-057C Sheet 2 of 2

## 24AA1025/24LC1025/24FC1025

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
|  | MAX |  |  |  |
| Contact Pitch | E | 1.27 BSC |  |  |
| Contact Pad Spacing | C |  | 5.40 |  |
| Contact Pad Width (X8) | X1 |  |  | 0.60 |
| Contact Pad Length (X8) | Y1 |  |  | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2057A

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-056C Sheet 1 of 2

## 24AA1025/24LC1025/24FC1025

## 8-Lead Plastic Small Outline (SM) - Medium, $\mathbf{5 . 2 8} \mathbf{~ m m ~ B o d y ~ [ S O I J ] ~}$

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 1.27 BSC |  |  |
| Overall Height | A | 1.77 | - | 2.03 |
| Standoff § | A1 | 0.05 |  | 0.25 |
| Molded Package Thickness | A2 | 1.75 | - | 1.98 |
| Overall Width | E | 7.94 BSC |  |  |
| Molded Package Width | E1 | 5.25 BSC |  |  |
| Overall Length | D | 5.26 BSC |  |  |
| Foot Length | L | 0.51 | - | 0.76 |
| Lead Thickness | c | 0.15 | - | 0.25 |
| Lead Width | b | 0.36 | - | 0.51 |
| Mold Draft Angle | O1 | - | - | $15^{\circ}$ |
| Lead Angle | O2 | $0^{\circ}$ | - | $8^{\circ}$ |
| Foot Angle | O3 | $0^{\circ}$ | - | $8^{\circ}$ |

Notes:

1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

## 24AA1025/24LC1025/24FC1025

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  |  | MIN |  | NOM | MAX |
| Contact Pitch | E | 1.27 BSC |  |  |  |  |  |  |  |  |
| Overall Width | Z1 |  |  | 9.00 |  |  |  |  |  |  |
| Contact Pad Spacing | C1 |  | 7.30 |  |  |  |  |  |  |  |
| Contact Pad Width (X8) | X1 |  |  | 0.65 |  |  |  |  |  |  |
| Contact Pad Length (X8) | Y1 |  |  | 1.70 |  |  |  |  |  |  |
| Distance Between Pads | G1 | 5.60 |  |  |  |  |  |  |  |  |
| Distance Between Pads | G | 0.62 |  |  |  |  |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2056C

## 24AA1025/24LC1025/24FC1025

## APPENDIX A: REVISION HISTORY

## Revision A (02/2005)

Original release.

## Revision B (09/2005)

Section 1.0 Electrical Characteristics: revised Ambient Temperature; Revised Table 1-1; Revised Section 2.1 and Section 2.5.

## Revision C (04/2006)

Revised Features, Maximum Read Current and Table 1-1, D9; Revised Table 2-1, Vcc; Revised Section 6.3.

## Revision D (01/2007)

Revised Device Selection Table; Features Section; Changed 1.8 V to 1.7 V ; Revised Tables 1-1, 1-2, 2-1; Revised Product ID System; Replaced Package Drawings.

Revision E (03/2007)
Replaced Package Drawings (Rev. AM).

## Revision F (10/2008)

Corrections on the Device Selection Table; Corrections on the Description; Corrections on the AC Characteristics table; Corrections on the Pin Function Table; Corrections on the Product ID System; Updated Package Drawings.

## Revision G (01/2010)

Added 8-Lead SOIC Package.

## Revision H (01/2011)

Revised PDIP Package Type Diagram; Revised Section 1.0 Electrical Characteristics; Revised SOIC Package Marking Information (3.90mm).

Revision J (07/2011)
Revised Table 1-2: AC Characteristics.

## Revision K (04/2012)

Revised document title (removed CMOS); Revised Section 5.1.

## Revision L (08/2013)

Features Section: Revised ESD Protection to 4000V.

## 24AA1025/24LC1025/24FC1025

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives


## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.
Technical support is available through the web site at: http://microchip.com/support

## 24AA1025/24LC1025/24FC1025

NOTES:

## 24AA1025/24LC1025/24FC1025

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## 24AA1025/24LC1025/24FC1025

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC ${ }^{32}$ logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.
© 2005-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.
ISBN: 9781620773758

[^0]Microchip

## Worldwide Sales and Service

## AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Cleveland

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

## Toronto

Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500
China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189
China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310
Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

## Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955
Taiwan - Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305
Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820


[^0]:    Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

